ISA

SC6231 (Advanced Computer Architecture) Student : Abdulle Hassan ID: g6029694

Agenda

- 1. Definitions
- 2. Simulations
- 3. Discussions

Definitions

ISA:

The portion of the computer visible to the programmers or compiler writers





Class of architecture: 16-bit processor based ISA





ISA Design

 This ISA uses sixteen 16-bit General Purpose Registers (r0 – r7), and two additional registers of size 32 bit size registers called 'rm' to store the result of multiplication operation and register 're' to store the division operation.

Memory Design

Byte addressable 24-bit Memory design

23								
Op code	Control bit	Operand 1	Operand2					
5 bit	1 bit	3 bit	7 bit					

The memory design can address up to 16MB memory location any one time

Memory Design

The ISA GPR registers are of 16 bit length.

The designed memory of the Instruction Set Architecture is of size 24-bit architecture.

Basic Instruction Format

Register-Register

Opcode	Rs	Rd	Shamt
5 bit	3 bit	3 bit	5 bit

Register-Immediate

Opcode	Rs	Rt	immediate
5bit	3 bit	3 bit	5 bit

Memory reference

Opcode	address
5bit	11 bit

Basic Instruction Format

Operation Encoding

OpCode	Encoding			
Arithmetic Instructions				
Add	00010			
Add Imm	00011			
Sub	00101			
Mul	00111			
Mul Imm	00111			
Div	01000			
Div Imm	01001			
Data Transfer Instr	ructions			
Mov	00001			

Encoding Instructions

Op Code	Control Bit	Operations	Addressing Modes			
00000	0		Register Addressing Mode			
00001	1	MOV	Immediate Addressing Mode			
00010	0		Register Address Mode			
00011	1	ADD	Immediate Addressing Mode			
00101	0		Register Address Mode			
00101	1	SUB	Immediate Addressing Mode			
00110	0		Register Address Mode			
00111	1	MUL	Immediate Addressing Mode			
01000	0		Register Address Mode			
01001	1	DIV	Immediate Addressing Mode			

Encoding Summary

MOV

- 1. Copies an integer value into one of the GPR
- 2. Copies a register content into another GPR

Example

- MOV r0 r1 (moves r1 contents into r0
- MOV r0 10 (moves constant value10 into r0

ADD

- 1. Sums two values stored in two GPRs and store the result into the destination one
- Sums Constant values and content of GPR
 1ans store the result into the Destinations

Example

- ADD r0 r1 // r0 = r0 + r1
- ADD R0 AFH // r0 = r0 + AFH

SUB

Subtracts two values stored in two GPR registers, Subtracts integer value from a value stored in the register.

Example SUB r0 r1 // r0 = r0 + Comp(r1) +1 SUB r0 FA H // r0 = r0 + 05H +1

Virtual Processor Unpipelined, ISA Format of I-Type



- Single-cycle implementation
 - A technique in which an instruction is executed in one clock cycle [1].

- Multi-cycle implementation
 - A technique in which an instruction is executed in multiple clock cycles [1, 3].

- Pipelining implementation
 - A technique that exploits parallelism among the instructions in a sequential instruction stream [1, 2].

Single-cycle implementation Example



Four sample instructions, executed linearly

Pipelined implementation Example 5 Μ M W IF EX ID IF ID EX Μ W IF ID EX Μ W

Four Pipelined Instructions

Pipeline Hazards

- Data Hazards an instruction uses the result of the previous instruction. A hazard occurs exactly when an instruction tries to read a register in its ID stage that an earlier instruction intends to write in its WB stage.
- Control Hazards the location of an instruction depends on previous instruction
- Structural Hazards two instructions need to access the same resource

Data Hazards



Stalling

• Stalling involves halting the flow of instructions until the required result is ready to be used. However stalling wastes processor time by doing nothing while waiting for the result.

ADD R1, R2, R3	IF	ID	EX	М	WB				
STALL		IF	ID	EX	М	WB			
STALL			IF	ID	EX	М	WB		
STALL				IF	ID	EX	М	WB	
SUB R4, R1, F	85				IF	ID	EX	Μ	WB

SIMULATIONS

INTEL BASED ISA ARCHITECTURE Course name: SC6231-2-2017 CA Student: Abdulle Hassan ID: g6029694

Press any key to proceed :

SPECIFICATION of the ISA	
* Memory Addressable	: 16мв
* ALU,GPRs and all instructions are designed to work with	- : 16 bit binary words.
* Instructin Set	: 24 bits
* Registers	: 8 of 16 bits(r0 to r7)
* CPI	: One Clock cycle + PIPELINE delay
* PIPELINE Data Hazards	: via Forwarding
* ALU Unsigned 2's complement	: Enabled with 16 bit Sign Ext.

'ress any key to continue...

Press any key to launch....:

Enter statemets or end 0 0 to finish mov r1 77 end 0 0_

PC Decoded: Encoded instructions(24-bit): Clock cycles

PC[0]-> mov r1, 77: 00001 001 000000001001101 1

After the program execution contents of the regiters are.....

```
r1 = 77 [0000000001001101]
```

CPI of the program.....

CPI = 1.00 Note: There are only 1 instructions in the program.

Pipelined Execution of the Program

CPU with 5-pipeline stages: IF | ID | EX | MEM (Load)| WB (Write back) Duration of each phase: one clock cycle RAW Hazard if any will be detected Data RAW Hazard is resolved via FORWARDING.

	1	2	3	4	5	6	7	8	9	10	
1. mov r1 77 :				IF	ID	EX	11	MEM	WB		

RAW hazard details:

There is no RAW hazard detected.

Enter statemets or end 0 0 to finish mov r1 32 mov r2 68 add r2 r1 add r2 100 add r1 168 sub r2 r1 end 0 0 PC Decoded: End PC[0]-> r PC[1]-> r

PC Decoded: Encoded instructions(24-bit): Clock cycles

3

After the program execution contents of the regiters are.....



RAW hazard details:

r1 in instructions 5 and 6 caused RAW hazard and resolved via Forwarding.

The CPU uses 10 clock cycles for its pipeline execution.

Press any key to continue or 'n' to exit the simulation :

References

- Computer Architecture: A Quantitative Approach, John L. Hennessy and David A. Patterson, Morgan Kaufmann, 20016 ISBN: 9716-161-312-0726-0
- 2. Computer architecture and implementation (bok.org) Harvey G Cragon, Pearson, 2010.
- 3. Instruction Set Architecture Impact on Design Space Subsetting for Configurable Systems, Mohamad Hammam Alsafrjalani, 2017 IEEE 3rd International Proc. Pp 1-5.

Thank you

Discussions